

INFORMATION DISCLOSURE STATEMENT			Atty Docket: 02AG50553433 Serial No.: Not Yet Assigned 10/816,791 Applicant: MACCHETTI ET AL. Filing Date: Herewith Group: 2109				
U.S. PATENT DOCUMENTS							
Examiner Initials		Document Number	Date	Name	Class	Sub Class	Filing Date
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
FOREIGN PATENT DOCUMENTS							
		Document Number	Date	Country	Class	Sub Class	Translation
	AI	03/010919	2/6/03	WO	H04L9	06	
	AJ						
	AK						
	AL						
OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)							
/MS/	AM	Ehram et al., Key Controlled Substitution for Cryptographic Applications, March 1978, IBM Technical Disclosure Bulletin, Vol. 20, No. 10, March 1, 1978, Pages 3984-3985, XP002254729					
/MS/	AN	Morioka et al., A 10 Gbps Full-AES Crypto Design with a Twisted-BDD S-Box Architecture, Proceedings 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2002 IEEE International Conference on Computer Design, Freiberg, Germany, September 16-18, 2002, Pages 98-103, XP008021504					
/MS/	AO	Morioka et al., An Optimized S-Box Circuit Architecture for Low Power AES Design, Cryptographic Hardware and Embedded Systems - Ches 2002. 4 th International Workshop Revised Papers (Lecture Notes in Computer Science Vol. 2523, Pages 172-186, XP002254730					
/MS/	AP	Wolkerstorfer et al., An ASIC Implementation of the AES SBoxes, Topics in Cryptology - CT-RSA 2002. Cryptographers' Track at the RSA Conference 2002. Proceedings (Lecture Notes in Computer Science Vol. 2271), Pages 67-78, XP002254731					
EXAMINER: /Martinjeriko San Juan/				DATE CONSIDERED: /MS/ 06/06/2007			

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.